

D/A0597  
KEN-2-0368  
1 of 4




FIGURE 1




FIGURE 2







FIGURE 3




Start with cleaned SOI (Silicon On Insulator) Wafer Material




Deposit photoresist and pattern using std lithographic processes. This exposes area to be 'thinned'




Wet etch (KOH 45% @ 60°C) exposed device layer silicon to a thickness of ~500nm




Remove previous resist layer before re-patterning for etch of mirror and island/anchor structures. *not isolation grooves*




Dry etch exposed silicon to form device structure



Remove photoresist and begin etching exposed buried oxide layer (using HF 49%)



Deposit and pattern final photoresist layer for use during buried oxide release. Release device by etching all unprotected buried oxide



Remove all remaining photoresist in dry O<sub>2</sub> plasma etch process

FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8